

12-15-99

A

Please type a plus sign (+) inside this box →

+

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0851-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.
99-0738

Total Pages

First Named Inventor or Application Identifier
David J. Keller

Express Mail Label No.

EL003002270US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO:

Assistant Commissioner for Patents

Box Patent Application
Washington, DC 20231

1. ☒ Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification Total Pages 15
(preferred arrangement set forth below)
-Descriptive
-Cross References to Related Application
-Statement Regarding Fed sponsored R & D
-Reference to Microfiche Appendix
-Background of the Invention
-Brief Summary of the Invention
-Brief Description of the Drawings (if filed)
-Detailed Description
-Claim(s)
-Abstract of the Disclosure
3. ☒ Drawing(s) (35 USC 113) Total Sheets 3
Total Pages 9
4. Oath or Declaration
a. ☒ Newly executed (original or copy)
b. ☐ Copy from a prior application (37CFR 1.63(d))
(for continuation/divisional with Box 17 completed)
[Note Box 5 below]
i. ☐ DELETION OF INVENTOR(S)
Signed statement attached deleting
inventor(s) named in the prior application,
see 37 CFR 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a
copy of the oath or declaration is supplied under Box 4b,
is considered as being part of the disclosure of the
accompanying application and is hereby incorporated by
reference therein.

6. ☐ Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
- a. ☐ Computer Readable Copy
b. ☐ Paper Copy (identical to computer copy)
c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☒ Assignment Papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(b) Statement ☒ Power of Attorney
(where there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)
14. ☐ Small Entity ☐ Statement filed in prior application
Statement(s) Status still proper and desired
15. ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)
16. ☐ Other

17. ☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No

18. CORRESPONDENCE ADDRESS☐ Customer Number or Bar Code Label☐ Correspondence address below

(Insert Customer No. or Attach bar code label here)

NAME	Micron Technology, Inc.				
	Kevin D. Martin				
ADDRESS	Patent Dept. MS 525				
	P.O. Box 6				
CITY	Boise	STATE	Idaho	ZIP CODE	83716-0006
COUNTRY	USA	TELEPHONE	208-368-4516	Fax	208-368-5606

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

DOCKET NO.:99-0738

APPLICATION FOR LETTERS PATENT

FOR

POLYSILICON ETCH USEFUL DURING THE MANUFACTURE
OF A SEMICONDUCTOR DEVICE

INVENTOR(S):

David J. Keller

Kevin D. Martin, Reg. No. 37,882
Micron Technology, Inc.
8000 S. Federal Way
Boise, ID 83706-9632
(208) 368-4516

"EXPRESS MAIL" MAILING LABEL
NUMBER EL003002270US
DATE OF DEPOSIT 12/10/99
I HEREBY CERTIFY THAT THIS PAPER IS BEING
DEPOSITED WITH THE UNITED STATES POSTAL
SERVICE "EXPRESS MAIL POST OFFICE TO
ADDRESSEE" SERVICE UNDER 37 C.F.R. § 1.10 ON
THE DATE INDICATED ABOVE AND IS
ADDRESSED TO THE ASSISTANT COMMISSIONER
FOR PATENTS, WASHINGTON, D.C. 20231.

Peggy Sand-Fuster
Signature

ABSTRACT

POLYSILICON ETCH USEFUL DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE

A method for etching a polysilicon layer comprises the steps of providing a semiconductor wafer substrate assembly having at least first and second features therein in spaced relation to each other which define an opening therebetween. A blanket polysilicon is formed over the wafer assembly and within the opening. A patterned photoresist layer is formed over the polysilicon layer, then the polysilicon layer within the opening is etched with a first etch. Subsequent to said first etch, the polysilicon with the opening is etched with a second etch comprising a halogen-containing gas flow rate of from about 35 sccm to about 65 sccm and an oxygen-containing gas (for example HeO_2) flow rate of from about 12 sccm to about 15.6 sccm.

POLYSILICON ETCH USEFUL DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE

Field of the Invention

This invention relates to the field of semiconductor assembly, and more
5 specifically to a polysilicon etch which is particularly useful for removing polysilicon
stringers.

Background of the Invention

During the manufacture of semiconductor devices such as dynamic random access
memories (DRAMs), static random access memories (SRAMs), microprocessors, logic,
10 etc., several structures are commonly formed. With reference to FIG. 1, a semiconductor
wafer substrate assembly 10 is provided. The wafer assembly typically comprises a
semiconductor wafer 12 having a transistor stack 14 formed thereon. With current
technology, for example a 64 megabit DRAM manufactured with 0.18-micron line
widths, each wafer stack comprises gate oxide 16 about 60 angstroms (\AA) thick, a
15 polysilicon control gate (word line) 18 about 800 \AA thick, a silicide layer 20 about 1,000 \AA
thick, a nitride cap 22 about 2,000 \AA thick, and a pair of oxide spacers 24. The spacing
between each stack (between adjacent spacers) is about 1,300 \AA . Such a structure is easily
manufactured by one of ordinary skill in the art.

FIG. 1 further depicts a doped blanket polysilicon layer 26, for example about
20 3,500 \AA thick which is provided to form a landing pad for a contact. A patterned
photoresist mask 28 is formed over the polysilicon layer 26 and an anisotropic polysilicon
etch is performed to define the landing pad. To etch the polysilicon layer depicted, a
conventional etch comprises 90 standard cubic centimeters (sccm) Cl_2 and 10 sccm NF_3 at
a pressure of 300 millitorr (mTorr) and 100 watts power to clear the majority of the
25 exposed polysilicon, then the pressure is increased and SF_6 is added toward the end of the
etch in an attempt to clear any residual material from the exposed regions.

A desired resulting structure is depicted in FIG. 2 which depicts a clean removal of the exposed polysilicon and no undercutting of the resist. However, with severe topology having narrow spaces between the relatively high transistor gate stacks, a more common result is depicted in FIG. 3. Stringers 30 can form in the recesses as it is difficult to clear all the polysilicon from narrow, deep spaces found with high-density semiconductor devices, even with the increase in pressure and addition of SF_6 in the conventional etch described above. Stringers, which form especially in corners, are well known in the art to cause shorting and result in malfunctioning semiconductor devices.

Another method used in an attempt to reduce stringers includes performing a series of alternating anisotropic and isotropic etches, with the anisotropic etches removing the polysilicon in a substantially vertical direction and the isotropic etches removing the polysilicon in both horizontal and vertical directions. One problem with this method is that the isotropic etches undercut the photoresist 28 and narrow the width of the polysilicon feature 26. Thus the critical dimension (CD) of the polysilicon feature is wider than would be required if the photoresist was not undercut, and thus the alignment tolerance is reduced. For example, with a device using 0.18 micron line widths a typical undercut is about 0.03 microns on each side (0.06 microns total). Thus the feature must be patterned for a 30% undercut tolerance. The additional space required for this allowance is a concern especially as the number of features on the device increases.

As device generations progress, the spaces between transistor stacks will decrease thereby exacerbating the problem of remaining stringers. A method which removes polysilicon, and particularly which removes stringers from severe topology, would be desirable.

Summary of the Invention

The present invention provides a new method which reduces problems associated with the manufacture of semiconductor devices, particularly problems associated with etching polysilicon in narrow, deep openings associated with severe topology. In accordance with one embodiment of the invention, a semiconductor wafer substrate assembly is provided having adjacent structures which form an opening such as a trench or recess. A layer of polysilicon is formed over the wafer substrate assembly and within the opening, and a patterned photoresist layer is formed over the blanket polysilicon. An etch is performed using one of several embodiments of an inventive etch described in detail below. The inventive etch improves removal of the polysilicon from the opening and reduces the likelihood of stringers remaining after the etch.

Objects and advantages will become apparent to those skilled in the art from the following detailed description read in conjunction with the appended claims and the drawings attached hereto.

Brief Description of the Drawings

FIG. 1 is a cross section depicting a wafer substrate assembly having a polysilicon layer and a photoresist layer formed thereover;

FIG. 2 is a cross section depicting the FIG. 1 structure after a polysilicon etch with desirable results;

FIG. 3 is a cross section depicting the FIG. 1 structure after a polysilicon etch after which polysilicon stringers remain;

FIG. 4 is a cross section depicting generally benign etching of the polysilicon feature with one embodiment of the inventive etch; and

FIGS. 5-7 are cross sections depicting results from using low, medium, and high flow rates respectively of an oxygen-containing gas.

It should be emphasized that the drawings herein may not be to exact scale and are schematic representations. The drawings are not intended to portray the specific parameters, materials, particular uses, or the structural details of the invention, which can be determined by one of skill in the art by examination of the information herein.

5 Detailed Description of the Preferred Embodiment

An embodiment of the instant invention comprises an etch suitable for etching polysilicon and which is particularly useful for removing polysilicon from deep, narrow openings with minimal removal of oxides and nitrides.

10 A first inventive etch embodiment comprises the combination of a halogen-containing gas, for example Br, HBr, CF₄, NF₃, Cl₂, or HCl, and an oxygen-containing gas, for example O₂ or HeO₂ in an etcher which is top and bottom powered or modified to be top and bottom powered. Various other similar gasses may function sufficiently, and suitable high-density etchers include an Applied Materials DPS or HDP, a LAM model 9400 or TCP, or other such etchers.

15 Various etcher settings and gas flow rates provide different results which can be optimized for specific processes. The settings discussed below provide settings optimized for a process to etch the polysilicon 26 of FIG. 1 to result in a structure similar to FIG. 2, having reduced (or eliminated) stringers when compared with conventional etches. Other applicable parameters relative to FIG. 1 for this embodiment include a gate stack 14
20 height (from the top surface of wafer 12 to top of nitride 22) of between about 2,500Å and about 3,000Å, a polysilicon layer 26 thickness of between about 3,500Å and about 4,000Å, and a distance between adjacent spacers of about 1,300Å.

To etch the polysilicon layer, a pressure of between about 42 mTorr and about 78 mTorr, an upper (TCP) power of from about 245 watts to about 455 watts, and a lower
25 (bias) power of from about 49 watts to about 91 watts would provide sufficient etch results. More preferably, the pressure will be in the range of about 54 mTorr to about 66

mTorr, the top power will be in the range of about 315 watts to about 345 watts, and the lower power will be in the range of about 63 watts to about 77 watts. Most preferably, the pressure will be about 60 mTorr, the upper power will be about 350 watts, and the lower power will be about 70 watts. Generally, a lower pressure will provide a more vertical anisotropic etch (more etching of the horizontal bottom of the opening) and a higher pressure will provide a more isotropic etch. Also, as the top power increases the etch will become more isotropic and as bottom power increases the etch will become more anisotropic.

The flow rate of the halogen-containing gas is preferably in the range of about 35 standard cubic centimeters (sccm) to about 65 sccm, more preferably in the range of about 45 sccm to about 55 sccm, and most preferably about 50 sccm. The oxygen flow rate of the oxygen-containing gas is preferably in the range of about 1.9 sccm to about 4.7 sccm, more preferably between about 2.4 sccm and about 4.0 sccm, and most preferably between about 2.7 sccm and about 3.6 sccm. The total flow rate of the oxygen-containing gas can easily be determined by one of ordinary skill in the art. As an example, using HeO₂ as the oxygen-containing gas, the total flow rate of the HeO₂ (helium and oxygen components) is preferably in the range of about 6.3 sccm to about 15.6 sccm, more preferably between about 8.1 sccm and about 13.2 sccm, and most preferably between about 9 sccm and about 12 sccm, as the HeO₂ gas comprises 30% oxygen and 70% helium. Using the preferred settings described above, the polysilicon will be etched at a rate of between about 1,000Å/min and about 2,000Å/min.

The amount of polysilicon etched toward the bottom of the opening varies proportionally with the amount (flow rate) of oxygen-containing gas. Thus if relatively little oxygen-containing gas is introduced into the etch chamber, the polysilicon is etched at about the same rate along the entire height of the feature thereby providing a substantially vertical anisotropic etch. With increasing proportions of oxygen-containing gas the etch becomes more isotropic and etches an increasing percentage of polysilicon from the bottom of the feature. FIG. 2 depicts a structure resulting from an etch of the FIG. 1 device with an inventive etch having a flow rate of oxygen-containing gas in the

lower ranges of those specified above. In especially narrow regions, this etch may leave polysilicon in the corners of the features, for example between the bottom of oxide spacer 24 and the bottom of the opening defined by the top of the wafer which form a 90° angle in FIG. 2. Increasing the proportion of oxygen-containing gas will more effectively
 5 remove the polysilicon from the narrow regions. However, especially high proportions of oxygen-containing gas, especially in combination with top power in the higher range, may result in the structure of FIG. 4 wherein the polysilicon feature 26 being etched is undercut 40. As this etch is particularly selective to oxide and nitride, such an undercut is relatively benign. The feature 26 is not narrowed and the critical dimension does not need
 10 to be altered. Further, the polysilicon which is removed to leave undercut 40 will be filled in by a dielectric provided during subsequent processing. With increased doping of the polysilicon, the etch will result in additional undercut.

In another embodiment of the invention, the oxygen flow rate of the oxygen-containing gas can remain low (for example, from about 1.9 sccm to about
 15 2.7 sccm) during the first part of the etch then increased (for example, from about 3.6 sccm to about 4.7 sccm) toward the end of the etch. Further, the top power can remain in the lower ranges (for example, from about 245 to about 315 watts) during the first part of the etch, then increased (for example, from about 385 to about 455 watts) toward the end of the etch. This embodiment would allow for stringer removal with minimal
 20 undercutting and therefore minimal removal of the polysilicon feature being formed.

With the various embodiments described above a polymer can form as the etch progresses. Polymers are well known in the art to form especially on vertical surfaces during etching. In another embodiment of the invention, the etch further comprises the use of helium at a flow rate of between about 70 sccm and 130 sccm, preferably between
 25 about 90 sccm and 110 sccm, and most preferably about 100 sccm, introduced into the etch chamber with the halogen-containing gas and the oxygen-containing gas. Adding helium reduces the build-up of polymer in the center of the wafer and prevents the etch from shutting down in the center of the wafer.

The etch is believed to remove more material at the bottom of a polysilicon feature (at a location proximal to the semiconductor wafer) than at the top (at a location distal to the wafer) under certain conditions described above as a result of "charging" which causes the ions to bend into the stringers. This is in contrast to conventional stringer etches which use high pressures to scatter the ions into the stringers resulting from collisions between ions. These conventional etches are somewhat uncontrollable as they use high energy ions to "erode" the undesirable material, which also erodes the desirable material the ions contact. The inventive etch is highly selective to oxide and thereby provides good polysilicon removal with little oxide or nitride removal, even during an extended over-etch. It is estimated that a poly:oxide etch rate of between about 50:1 and about 150:1 can be achieved with the various embodiments of the invention as described above. Increasing the flow rate of the oxygen-containing gas (specifically the oxygen component) increases the undercut (or "nip") of the polysilicon and also increases the selectivity to oxide and nitride. Thus an etch with a higher oxygen flow rate etches a lower portion of the feature at a faster isotropic rate than it etches an upper portion.

FIGS. 5-7 depict etch results on test wafers which can be expected with increasing flow rates of HeO_2 . Similar results can be obtained with other oxygen-containing gasses. Each of FIGS. 5-7 comprise the use of a silicon wafer having blanket layers of polysilicon about 900Å thick, a silicide layer about 1,000Å thick overlying the polysilicon, a nitride layer about 1,500Å thick overlying the silicide layer, and a patterned photoresist layer (not depicted) thereover. The photoresist is patterned to form features each having a width of 1,500Å and a pitch of 3,000Å. The nitride and silicide are both etched using conventional etches. For example, a nitride etch can comprise the use of 50 sccm CF_4 , 50 sccm He, and 35 sccm CH_2F_2 at a pressure of 10 mTorr, an upper power of 700 watts, a lower power of 250 watts for a duration of 60 seconds. The silicide etch can comprise 75 sccm Cl_2 and 25 sccm CF_4 at a pressure of 4 mTorr, an upper power of 250 watts, a lower power of 75 watts for a duration of 50 seconds. Further, as the etch of the test wafers is performed to depict the change in isotropic etching which results from increasing the flow rate of the oxygen-containing gas, the polysilicon is first anisotropically etched to result in a vertical profile. An exemplary polysilicon etch comprises the use of 40 sccm Cl_2 , 6 sccm HeO_2 , and 180 sccm HBr at a pressure of 20 mTorr, an upper power of 160 watts, a lower power of 30 watts, for a duration of 30 seconds.

FIG. 5 depicts an etch using a flow rate of 6 sccm HeO_2 , 50 sccm HBr, 100 sccm He, 70 watts lower power, 350 watts upper power, a pressure of 60 mTorr, and a duration of 60 seconds. The resulting etch provides little or no lateral etching or undercutting of the polysilicon 50, the silicide 52, or the nitride 54. This etch would, however, etch polysilicon in a vertical direction and would provide an inventive substitute for the exemplary polysilicon etch described in the previous paragraph. Thus the need for the 30% undercut tolerance described above is reduced or eliminated and a smaller device with increased feature density can be formed.

FIG. 6 depicts an etch using a flow rate of 9 sccm HeO_2 , 50 sccm HBr, 100 sccm He, 70 watts lower power, 350 watts upper power, a pressure of 60 mTorr, and a duration of 60 seconds. The resulting etch undercuts the polysilicon 60, especially toward the bottom of the feature. The upper portion of the polysilicon 60 remains substantially vertical. This etch removes the polysilicon at a faster isotropic rate than

FIG. 7 depicts an etch using a flow rate of 12 sccm HeO_2 , 50 sccm HBr, 100 sccm He, 70 watts lower power, 350 watts upper power, a pressure of 60 mTorr, and a duration of 60 seconds. The resulting etch removes the polysilicon 60 along the entire height of the feature.

As is depicted in FIGS. 5-7, increasing the oxygen-containing etchant, for example the HeO_2 described, results in an increasingly retrograde etch profile. The etch profiles depicted in FIGS. 5-7 are generally homogeneous across a wafer with stacks at the edge of the wafer having etch rates and profiles similar to those at the center of the wafer or at any other wafer location. Also, the amount of undercut will increase with increased doping of the blanket polysilicon layer.

An embodiment of the etch can be used after a conventional etch, with the conventional etch removing the majority of exposed polysilicon, and the inventive etch used to remove any remaining undesirable polysilicon such as stringers from particularly small spaces.

A semiconductor assembly formed in accordance with the invention can be attached along with other devices to a printed circuit board, for example to a computer motherboard or as a part of a memory module used in a personal computer, a minicomputer, or a mainframe. A device formed in accordance with the invention could further be useful in other electronic devices related to telecommunications, the automobile industry, semiconductor test and manufacturing equipment, consumer electronics, and virtually any consumer or industrial electronic equipment.

While this invention has been described with reference to illustrative embodiments, this description is not meant to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as additional embodiments of the invention, will be apparent to persons skilled in the art upon reference to this description. For example, the various etch parameters can be easily modified by one of ordinary skill in the art for high density etchers other than the models described. It is therefore contemplated that the appended claims will cover any such modifications or embodiments as fall within the true scope of the invention.

Claims

What is claimed is:

1. A method used during the formation of a semiconductor device comprising the following steps:

forming a polysilicon layer;

5 etching said polysilicon layer with an etch comprising a pressure of from about 42 mTorr to about 78 mTorr, an upper power of from about 245 watts to about 455 watts, a lower power of from about 49 watts to about 91 watts, a halogen-containing gas flow rate of from about 35 sccm to about 65 sccm, and an oxygen-containing gas having an oxygen flow rate of from about 1.9 sccm to about 4.68 sccm.

2. The method of claim 1 wherein said environment comprises a pressure of from about 54 mTorr to about 66 mTorr.

3. The method of claim 1 wherein said environment comprises an upper power of from about 315 watts to about 345 watts.

4. The method of claim 1 wherein said environment comprises a lower power of from about 63 watts to about 77 watts

5. The method of claim 1 wherein said environment comprises a halogen-containing gas flow rate of from about 45 sccm to about 55 sccm.

6. The method of claim 1 wherein said environment comprises an oxygen-containing gas having an oxygen flow rate of from about 2.4 sccm to about 4.0 sccm.

7. The method of claim 1 wherein said environment comprises a pressure of from about 54 mTorr to about 66 mTorr, an upper power of from about 315 watts to about 345 watts, a lower power of from about 63 watts to about 77 watts, a halogen-containing gas flow rate of from about 45 sccm to about 55 sccm, and an oxygen-containing gas having an oxygen flow rate of from about 2.4 sccm to about 4.0 sccm.

8. The method of claim 1 wherein said environment comprises a pressure of about 60 mTorr, an upper power of about 350 watts, a lower power of about 70 watts, a halogen-containing gas flow rate of about 50 sccm, and an oxygen-containing gas having an oxygen flow rate of between about 2.7 sccm and about 3.6 sccm.

9. The method of claim 1 wherein during said step of etching, said halogen-containing gas is a material selected from the group consisting of Br, HBr, CF₄, Cl₂, HCl, SF₆, and NF₃.

10. The method of claim 9 wherein during said step of etching, said oxygen-containing gas is a material selected from the group consisting of HeO₂ and O₂.

11. The method of claim 1 wherein during said step of etching, said etch further comprises a helium gas flow rate of from about 70 sccm to about 130 sccm.

12. A method used during the formation of a semiconductor device comprising the following steps:

forming a polysilicon layer;

etching said polysilicon layer with a first etch comprising a halogen-containing gas flow rate of from about 35 sccm to about 65 sccm, an oxygen-containing gas having an oxygen flow rate of from about 1.9 sccm to about 2.7 sccm; and

subsequent to said first etch, etching said polysilicon layer with a second etch comprising a halogen-containing gas flow rate of from about 35 sccm to about 65 sccm and an oxygen-containing gas having an oxygen flow rate of from about 3.6 sccm to about 4.7 sccm.

13. The method of claim 12 wherein said first etch further comprises a top power in the range of from about 245 to about 315 watts and said second etch further comprises a top power in the range of from about 385 to about 455 watts.

14. The method of claim 12 wherein said first and second etches each further comprise a helium gas flow rate of from about 70 sccm to about 130 sccm.

15. The method of claim 12 wherein said halogen-containing gas is selected from the group consisting of Br, HBr, CF₄, Cl₂, HCl, SF₆, and NF₃.

16. The method of claim 12 further comprising the step of increasing said flow rate of said oxygen-containing gas after said first etch to result in said flow rate of said second etch wherein said polysilicon layer is etched during said increase of said flow rate of said oxygen-containing gas.

17. The method of claim 12 further comprising the step of anisotropically etching said polysilicon layer during said first etching step to result in a substantially vertical surface.

18. The method of claim 17 wherein said polysilicon layer is formed over a semiconductor wafer and said vertical surface comprises a lower portion proximal to said wafer and an upper portion distal to said wafer, further comprising the step of etching said lower portion at a faster isotropic rate than an etch rate of said upper portion during
5 said second etch.

19. A method used during the formation of a semiconductor device comprising the following steps:

providing a semiconductor substrate assembly having at least first and second features therein in spaced relation to each other, wherein said first and second features
5 define an opening therebetween;

providing a blanket polysilicon over said semiconductor substrate assembly and within said opening;

forming a patterned photoresist layer over said blanket polysilicon layer;

etching said polysilicon layer within said opening with a first etch;

10 subsequent to said first etch, etching said polysilicon layer within said opening with a second etch comprising a halogen-containing gas flow rate of from about 35 sccm to about 65 sccm and an oxygen-containing gas having an oxygen flow rate of from about 3.6 sccm to about 4.7 sccm.

20. The method of claim 19 wherein said step of etching with said first etch comprises a halogen-containing gas flow rate of from about 35 sccm to about 65 sccm, and an oxygen-containing gas having an oxygen flow rate of from about 1.9 sccm to about 2.7 sccm.

21. The method of claim 20 wherein said first etch further comprises a top power in the range of about 245 to about 315 watts and said second etch further comprises a top power in the range of from about 385 to about 455 watts.

22. The method of claim 19 wherein said second etch further comprises a helium gas flow rate of from about 70 sccm to about 130 sccm.

23. A method used during the formation of a semiconductor device comprising the following steps:

forming a polysilicon layer;

5 etching said polysilicon layer, wherein said etch of said polysilicon results in the formation of polysilicon stringers;

etching said polysilicon stringers with an etch comprising a halogen-containing gas and an oxygen-containing gas.

24. The method of claim 23 wherein said step of etching said polysilicon stringers further comprises a halogen-containing gas flow rate of from about 35 sccm to about 65 sccm, and an oxygen-containing gas having an oxygen flow rate of from about 1.9 sccm to about 4.7 sccm.

25. The method of claim 23 wherein said step of etching said polysilicon stringers further comprises a pressure of from about 54 mTorr to about 66 mTorr, an upper power of from about 315 watts to about 388 watts, a lower power of from about 63 watts to about 77 watts, a halogen-containing gas flow rate of from about 45 sccm to
5 about 55 sccm, and an oxygen-containing gas having an oxygen flow rate of from about 2.4 sccm to about 4.0 sccm.

26. The method of claim 23 wherein said etch consists essentially of a halogen-containing gas and an oxygen-containing gas.

1/3




FIG. 1




FIG. 2




FIG. 3




FIG. 4

3/3




FIG. 5




FIG. 6




FIG. 7

DECLARATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled POLYSILICON ETCH USEFUL DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE, the specification of which:

X is attached hereto.

 was filed on , as Application Serial No. .

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims.

I acknowledge the duty to disclose information which is material to patentability of the subject matter claimed in this application as "materiality" is defined in Title 37 of the Code of Federal Regulations, § 1.56.

I hereby claim the benefit of any earlier filing date in the United States to which I am entitled under Title 35 of the United States Code, § 120 and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35 of the United States Code, § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37 of the Code of Federal Regulations, § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

(Application Serial No.)

(Filing Date)

(Status)

Send correspondence to:

Kevin D. Martin, Mail Stop 525
Micron Technology, Inc.
8000 S. Federal Way
Boise, Idaho 83706
(208) 368-4516

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Title 18 of the United States Code, § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of first or sole inventor: David J. Keller

Inventor's Signature: David J. Keller

(First, Middle Initial, Last)

Date: 12-8-99

Residence Address:

City, State, Country:

1948 Manitou

Boise, ID 83706 United States of America

Citizenship:

United States

Post Office Address:

Same as residence address

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE


In re Application of: David J. Keller

Serial No.: Unknown

Filed: Concurrently Herewith

For: POLYSILICON ETCH USEFUL
DURING THE MANUFACTURE OF A
SEMICONDUCTOR DEVICE

§ Atty. Docket: 99-0738



ELECTION UNDER 37 C.F.R. §§ 3.71 AND 3.73 AND POWER OF ATTORNEY

Assistant Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

The undersigned, being Assignee of the entire interest in the above-identified application by virtue of an Assignment recorded in the United States Patent and Trademark Office as set forth below or filed herewith, hereby elects, under 37 C.F.R. § 3.71, to prosecute the application to the exclusion of the inventor(s).

The Assignee hereby revokes any previous Powers of Attorney and appoints: Michael L. Lynch, Reg. No. 30,871; Lia M. Pappas, Reg. No. 34,095; Walter D. Fields, Reg. No. 37,130; Charles B. Brantley, II, Reg. No. 38,086; Kevin D. Martin, Reg. No. 37,882; and David J. Paul, Reg. No. 34,692 as its attorney or agent, with full power of substitution and revocation, to prosecute the application, to make alterations and amendments therein, to transact all business in the Patent and Trademark Office in connection therewith, to receive any Letters Patent, and for one year after issuance of such Letters Patent to file any request for a certificate of correction that may be deemed appropriate.

Pursuant to 37 C.F.R. § 3.73, the undersigned duly authorized designee of Assignee certifies that the evidentiary documents have been reviewed, specifically the Assignment to MICRON TECHNOLOGY, INC., referenced below, and certifies that to the best of my knowledge and belief, title remains in the name of the Assignee.

Assignment:

☒ Filed concurrently herewith for recording, a copy of which is attached hereto.

☐ Previously recorded on: _____,
at Reel: _____ Frame: _____.

Please direct all communications as follows:

Kevin D. Martin, Mail Stop 525
MICRON TECHNOLOGY, INC.
8000 S. Federal Way
Boise, ID 83706-9632
(208) 368-4516

ASSIGNEE: MICRON TECHNOLOGY, INC.

Date: Dec 9, 1999

By: [Signature]
Michael L. Lynch, Reg. No. 30,871
Chief Patent Counsel